Search results for "Practical Computer Architecture with Python and ARM"
Items we need to order for you
Computer Architectures for Spatially Distributed Data
These are the proceedings of a NATO Advanced Study Institute (ASI) held in Cetraro, Italy during 6-17 June 1983. The title of the ASI was Computer Arehiteetures for SpatiaZZy vistributed Vata, and it brouqht together some 60 participants from Europe and America. Presented ~ere are 21 of the lectures that were delivered. The articles cover a wide spectrum of topics related to computer architecture s specially oriented toward the fast processing of spatial data, and represent an excellent review of the state-of-the-art of this topic. For more than 20 years now researchers in pattern recognition, image processing, meteorology, remote sensing, and computer engineering have been looking toward new forms of computer architectures to speed the processing of data from two- and three-dimensional processes. The work can be said to have commenced with the landmark article by Steve Unger in 1958, and it received a strong forward push with the development of the ILIAC III and IV computers at the University of Illinois during the 1960's. One clear obstacle faced by the computer designers in those days was the limitation of the state-of-the-art of hardware, when the only switching devices available to them were discrete transistors. As aresult parallel processing was generally considered to be imprae tieal, and relatively little progress was made.
R 3,194.44
R 1,942.37
Introduction To 80X86 Assembly Language And Computer Architecture
A Revised and Updated Edition of the Authoritative TextThis revised and updated Third Edition of the classic text guides students through assembly language using a hands-on approach, supporting future computing professionals with the basics they need to understand the mechanics and function of the computer’s inner workings. Through using real instruction sets to write real assembly language programs, students will become acquainted with the basics of computer architecture. 80x86 Assembly Language and Computer Architecture covers the Intel 80x86 using the powerful tools provided by Microsoft Visual Studio, including its 32- and 64-bit assemblers, its versatile debugger, and its ability to link assembly language and C/C++ program segments. The text also includes multiple examples of how individual 80x86 instructions execute, as well as complete programs using these instructions. Hands-on exercises reinforce key concepts and problem-solving skills.Updated to be compatible with Visual Studio 2012, and incorporating over a hundred new exercises, 80x86 Assembly Language and Computer Architecture: Third Edition is accessible and clear enough for beginning students while providing coverage of a rich set of 80x86 instructions and their use in simple assembly language programs. The text will prepare students to program effectively at any level.Key features of the fully revised and updated Third Edition include:• Updated to be used with Visual Studio 2012, while remaining compatible with earlier versions• Over 100 new exercises and programming exercises• Improved, clearer layout with easy-to-read illustrations• The same clear and accessibly writing style as previous editions• Full suite of ancillary materials, including PowerPoint lecture outlines, Test Bank, and answer keys• Suitable as a stand-alone text in an assembly language course or as a supplement in a computer architecture course
R 5,884.00
Embedded Computer Systems: Architectures, Modeling, and Simulation
This book constitutes the refereed proceedings of the 6th International Workshop on Systems, Architectures, Modeling, and Simulation, SAMOS 2006, held in Samos, Greece on July 2006.The 47 revised full papers presented together with 2 keynote talks were thoroughly reviewed and selected from 130 submissions. The papers are organized in topical sections on system design and modeling, wireless sensor networks, processor design, dependable computing, architectures and implementations, and embedded sensor systems.
R 2,015.00
Hands-On Deep Learning Architectures with Python
Concepts, tools, and techniques to explore deep learning architectures and methodologiesKey FeaturesExplore advanced deep learning architectures using various datasets and frameworksImplement deep architectures for neural network models such as CNN, RNN, GAN, and many moreDiscover design patterns and different challenges for various deep learning architecturesBook DescriptionDeep learning architectures are composed of multilevel nonlinear operations that represent high-level abstractions; this allows you to learn useful feature representations from the data. This book will help you learn and implement deep learning architectures to resolve various deep learning research problems.Hands-On Deep Learning Architectures with Python explains the essential learning algorithms used for deep and shallow architectures. Packed with practical implementations and ideas to help you build efficient artificial intelligence systems (AI), this book will help you learn how neural networks play a major role in building deep architectures. You will understand various deep learning architectures (such as AlexNet, VGG Net, GoogleNet) with easy-to-follow code and diagrams. In addition to this, the book will also guide you in building and training various deep architectures such as the Boltzmann mechanism, autoencoders, convolutional neural networks (CNNs), recurrent neural networks (RNNs), natural language processing (NLP), GAN, and more—all with practical implementations.By the end of this book, you will be able to construct deep models using popular frameworks and datasets with the required design patterns for each architecture. You will be ready to explore the potential of deep architectures in today's world.What you will learnImplement CNNs, RNNs, and other commonly used architectures with PythonExplore architectures such as VGGNet, AlexNet, and GoogLeNetBuild deep learning architectures for AI applications such as face and image recognition, fraud detection, and many moreUnderstand the architectures and applications of Boltzmann machines and autoencoders with concrete examples Master artificial intelligence and neural network concepts and apply them to your architectureUnderstand deep learning architectures for mobile and embedded systemsWho this book is forIf you’re a data scientist, machine learning developer/engineer, or deep learning practitioner, or are curious about AI and want to upgrade your knowledge of various deep learning architectures, this book will appeal to you. You are expected to have some knowledge of statistics and machine learning algorithms to get the best out of this book
R 1,140.00
Digital Logic Design and Computer Organization with Computer Architecture for Security
Publisher's Note: Products purchased from Third Party sellers are not guaranteed by the publisher for quality, authenticity, or access to any online entitlements included with the product.A COMPREHENSIVE GUIDE TO THE DESIGN & ORGANIZATION OF MODERN COMPUTING SYSTEMSDigital Logic Design and Computer Organization with Computer Architecture for Security provides practicing engineers and students with a clear understanding of computer hardware technologies. The fundamentals of digital logic design as well as the use of the Verilog hardware description language are discussed. The book covers computer organization and architecture, modern design concepts, and computer security through hardware.Techniques for designing both small and large combinational and sequential circuits are thoroughly explained. This detailed reference addresses memory technologies, CPU design and techniques to increase performance, microcomputer architecture, including "plug and play" device interface, and memory hierarchy. A chapter on security engineering methodology as it applies to computer architecture concludes the book. Sample problems, design examples, and detailed diagrams are provided throughout this practical resource.COVERAGE INCLUDES:Combinational circuits: small designsCombinational circuits: large designsSequential circuits: core modulesSequential circuits: small designsSequential circuits: large designsMemoryInstruction set architectureComputer architecture: interconnectionMemory systemComputer architecture: security
R 4,920.28
Domain-Specific Computer Architectures for Emerging Applications
With the end of Moore’s Law, domain-specific architecture (DSA) has become a crucial mode of implementing future computing architectures. This book discusses the system-level design methodology of DSAs and their applications, providing a unified design process that guarantees functionality, performance, energy efficiency, and real-time responsiveness for the target application.DSAs often start from domain-specific algorithms or applications, analyzing the characteristics of algorithmic applications, such as computation, memory access, and communication, and proposing the heterogeneous accelerator architecture suitable for that particular application. This book places particular focus on accelerator hardware platforms and distributed systems for various novel applications, such as machine learning, data mining, neural networks, and graph algorithms, and also covers RISC-V open-source instruction sets. It briefly describes the system design methodology based on DSAs and presents the latest research results in academia around domain-specific acceleration architectures.Providing cutting-edge discussion of big data and artificial intelligence scenarios in contemporary industry and typical DSA applications, this book appeals to industry professionals as well as academicians researching the future of computing in these areas.
R 2,674.00
Architecture of Computing Systems -- ARCS 2013
This book constitutes the refereed proceedings of the 26th International Conference on Architecture of Computing Systems, ARCS 2013, held in Prague, Czech Republic, in February 2013.The 29 papers presented were carefully reviewed and selected from 73 submissions. The topics covered arecomputer architecture topics such as multi-cores, memory systems, and parallel computing, adaptive system architectures such as reconfigurable systems in hardware and software, customization and application specific accelerators in heterogeneous architectures, organic and autonomic computing including both theoretical and practical results on self-organization, self-configuration, self-optimization, self-healing, and self-protection techniques, operating systems including but not limited to scheduling, memory management, power management, RTOS, energy-awareness, and green computing.
R 2,184.91
Computer Architecture and Security
The first book to introduce computer architecture for security and provide the tools to implement secure computer systems This book provides the fundamentals of computer architecture for security. It covers a wide range of computer hardware, system software and data concepts from a security perspective. It is essential for computer science and security professionals to understand both hardware and software security solutions to survive in the workplace. Examination of memory, CPU architecture and system implementationDiscussion of computer buses and a dual-port bus interfaceExamples cover a board spectrum of hardware and software systemsDesign and implementation of a patent-pending secure computer systemIncludes the latest patent-pending technologies in architecture securityPlacement of computers in a security fulfilled network environmentCo-authored by the inventor of the modern Computed Tomography (CT) scannerProvides website for lecture notes, security tools and latest updates
R 4,525.00
Architecture of High Performance Computers
Introduction 1. 1 Historical Developments 1 1. 2 Techniques for Improving Performance 2 1. 3 An Architectural Design Example 3 2 Instructions and Addresses 2. 1 Three-address Systems - The CDC 6600 and 7600 7 2. 2 Two-address Systems - The IBM System/360 and /370 10 2. 3 One-address Systems 12 2. 4 Zero-address Systems 15 2. 5 The MU5 Instruction Set 17 2. 6 Comparing Instruction Formats 22 3 Storage Hierarcbies 3. 1 Store Interleaving 26 3. 2 The Atlas Paging System 29 3. 3 IBM Cache Systems 33 3. 4 The MU5 Name Store 37 3. 5 Data Transfers in the MU5 Storage Hierarchy 44 4 Pipelines 4. 1 The MU5 Primary Operand Unit Pipeline 49 4. 2 Arithmetic Pipelines - The TI ASC 62 4. 3 The IBM System/360 Model 91 Common Data Bus 67 5 Instruction Buffering 5. 1 The IBM System/360 Model 195 Instruction Processor 72 5. 2 Instruction Buffering in CDC Computers 77 5. 3 The MU5 Instruction Buffer Unit 82 5. 4 The CRAY-1 Instruction Buffers 87 5. 5 Position of the Control Point 89 6 Parallel Functional Units 6. 1 The CDC 6600 Central Processor 95 6. 2 The CDC 7600 Central Processor 104 6. 3 Performance 110 6 • 4 The CRA Y-1 112 7 Vector Processors 7. 1 Vector Facilities in MU5 126 7. 2 String Operations in MU5 136 7. 3 The CDC Star-100 142 7. 4 The CDC CYBER 205 146 7.
R 1,537.57
R 4,474.00
Computer Architecture: Digital Circuits To Microprocessors
An introductory text to computer architecture, this comprehensive volume covers the concepts from logic gates to advanced computer architecture. It comes with a full spectrum of exercises and web-downloadable support materials, including assembler and simulator, which can be used in the context of different courses. The authors also make available a hardware description, which can be used in labs and assignments, for hands-on experimentation with an actual, simple processor.This unique compendium is a useful reference for undergraduates, graduates and professionals majoring in computer engineering, circuits and systems, software engineering, biomedical engineering and aerospace engineering.Related Link(s)
R 7,072.39
R 1,252.00
R 3,173.90
R 1,922.00
Architecture Handbook for Milvus Vector Database
Co-authored by core contributors of Milvus, this book guide explores the architecture of the Milvus vector databases for GenAI solutionsFree with your book: DRM-free PDF version + access to Packt's next-gen Reader*Key FeaturesUnderstand the core architecture and vector indexing engine that makes Milvus ideal for AI-driven searchLearn scalable deployment and performance optimization techniquesTest, apply, and integrate Milvus into AI and LLM pipelines using LangChainPurchase of the print or Kindle book includes a free PDF eBookBook DescriptionThe rapid adoption of LLMs demands efficient storage and lightning-fast retrieval of unstructured data. Designed as a vector database, Milvus has earned widespread recognition in the community and support from tech giants like Apple and NVIDIA. Yet, many developers only scratch the surface of what Milvus is truly capable of. Written by the contributors of the Milvus project, this handbook gives you an insider’s perspective on its design and how it handles large-scale, high-dimensional vector data.Starting with the basics, you’ll learn about everything from service deployment and SDK usage to Milvus’ layered architecture and how its components interact. You’ll learn how the indexing, replication, compaction, and garbage collection systems work and how to apply them to real scenarios. Through practical demos and configuration exercises, you’ll learn how to monitor, scale, and secure Milvus in production and then advance to performance evaluation and scalability testing using tools like VectorDBBench. You'll also explore Milvus' integration with LangChain for use cases such as vector search and RAG-based chatbots.By the end of this book, you’ll be able to analyze Milvus internals, fine-tune for performance, ensure system stability, and integrate it into next-generation AI solutions.*Email sign-up and proof of purchase requiredWhat you will learnDeploy Milvus using Docker, Kubernetes, and HelmConfigure Milvus and monitor system health with Prometheus, Grafana, and LokiUnderstand core components like Knowhere, indexes, time sync, compaction, and garbage collectionDesign and optimize schema, queries, and data modification flowsBenchmark performance and simulate real-world failure recoveryScale Milvus clusters to support large datasets and high-concurrency trafficImplement different multi-tenant strategies in MilvusBuild AI applications using Milvus with LangChainWho this book is forThis book is for database practitioners looking to get started with Milvus and build their expertise in vector data and vector search. It’s particularly suited for data analysts, data scientists, Milvus developers, system architects, tech enthusiasts, and researchers in vector database technologies.To get the most out of this book, you should have a foundational understanding of Go, Python, or C++, as well as a basic knowledge of database systems. Familiarity with Docker and Kubernetes is recommended.
R 1,628.00
R 1,305.51
Multithreaded Computer Architecture: A Summary of the State of the ART
Multithreaded computer architecture has emerged as one of the most promising and exciting avenues for the exploitation of parallelism. This new field represents the confluence of several independent research directions which have united over a common set of issues and techniques. Multithreading draws on recent advances in dataflow, RISC, compiling for fine-grained parallel execution, and dynamic resource management. It offers the hope of dramatic performance increases through parallel execution for a broad spectrum of significant applications based on extensions to `traditional' approaches. Multithreaded Computer Architecture is divided into four parts, reflecting four major perspectives on the topic. Part I provides the reader with basic background information, definitions, and surveys of work which have in one way or another been pivotal in defining and shaping multithreading as an architectural discipline. Part II examines key elements of multithreading, highlighting the fundamental nature of latency and synchronization. This section presents clever techniques for hiding latency and supporting large synchronization name spaces. Part III looks at three major multithreaded systems, considering issues of machine organization and compilation strategy. Part IV concludes the volume with an analysis of multithreaded architectures, showcasing methodologies and actual measurements. Multithreaded Computer Architecture: A Summary of the State of the Art is an excellent reference source and may be used as a text for advanced courses on the subject.
R 6,020.68
Architecture of Computing Systems – ARCS 2018
This book constitutes the proceedings of the 31st International Conference on Architecture of Computing Systems, ARCS 2018, held in Braunschweig, Germany, in April 2018.The 23 full papers presented in this volume were carefully reviewed and selected from 53 submissions. ARCS has always been a conference attracting leading-edge research outcomes in Computer Architecture and Operating Systems, including a wide spectrum of topics ranging from embedded and real-time systems all the way to large-scale and parallel systems.
R 2,180.80
R 2,031.88
Architecture of Computing Systems – ARCS 2020
This book constitutes the proceedings of the 33rd International Conference on Architecture of Computing Systems, ARCS 2020, held in Aachen, Germany, in May 2020.*The 12 full papers in this volume were carefully reviewed and selected from 33 submissions. 6 workshop papers are also included. ARCS has always been a conference attracting leading-edge research outcomes in Computer Architecture and Operating Systems, including a wide spectrum of topics ranging from embedded and real-time systems all the way to large-scale and parallel systems. The selected papers focus on concepts and tools for incorporating self-adaptation and self-organization mechanisms in high-performance computing systems. This includes upcoming approaches for runtime modifications at various abstraction levels, ranging from hardware changes to goal changes and their impact on architectures, technologies, and languages.*The conference was canceled due to the COVID-19 pandemic.
R 2,168.89
R 2,045.00
Embedded Computer Systems: Architectures, Modeling, and Simulation
The two-volume set LNCS 15226 and 15227 constitutes the refereed proceedings of the 24th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2024, held in Samos, Greece, during June 29–July 4, 2024.The 24 full papers, 10 invited full papers and 4 poster papers included in the proceedings were carefully reviewed and selected from 57 submissions. They deal with embedded computer systems focusing on their applications; architectures; and underlying processors, as well as methods created to automate their design.
R 2,554.51
Advanced Computer Architecture and Parallel Processing
Computer architecture deals with the physical configuration, logical structure, formats, protocols, and operational sequences for processing data, controlling the configuration, and controlling the operations over a computer. It also encompasses word lengths, instruction codes, and the interrelationships among the main parts of a computer or group of computers. This two-volume set offers a comprehensive coverage of the field of computer organization and architecture.
R 6,153.00
Software Architecture with Spring
Master strategies for crafting high-performance Java systems with Spring 6.0 and making the right architectural decisions to ensure scalability and robustnessKey FeaturesConfidently make strategic architectural choices that align business needs with technical excellenceDesign and evolve a real-world system using the right architectural patternsExplore essential architectural styles and tackle challenges like scalability, security, and maintainability with easePurchase of the print or Kindle book includes a free PDF eBookBook DescriptionKeep up with the fast-paced tech landscape with Software Architecture with Spring, your practical guide to making strategic architectural decisions that align seamlessly with your business objectives.Drawing from Wanderson's decades of experience, you'll journey through the complete software development lifecycle—from initial requirements gathering, through development and testing, to production deployment. You'll get hands-on with the evolution of an auction system, exploring its transformation through multiple architectural styles. You’ll discover how you can effectively transform a monolithic system into microservices using proven patterns and practices.As you progress, you’ll master advanced architectural paradigms such as Event-Driven Architecture, Filter-and-Pipeline Architecture, and Serverless Architecture.What you will learnTranslate complex business needs into clear and implementable designDesign resilient systems with common architectural stylesTransform monolithic applications into microservices following best practicesImplement event-driven architecture with KafkaMonitor, trace, and ensure robust testing, security, and performanceIdentify bottlenecks and optimize performance using patterns, caching, and database strategiesAutomate development workflows with CI/CD pipelines, using Jenkins to deploy the application to KubernetesWho this book is forThis book is for Java engineers transitioning to software architecture roles and architects seeking deeper insight into Spring-based architectural styles. Mid-level Spring Boot developers will be able to master architecture principles to build scalable, maintainable applications with the help of practical guidance on using modern architectural patterns.To get the most out of this book, being proficient in Java with an object-oriented programming background, and having a solid understanding of the Spring Framework is essential. It would help to have a basic knowledge of Git and Maven, as well as databases, Docker, and Docker Compose.
R 1,531.00
Architecture of Computing Systems - ARCS 2008
This book constitutes the refereed proceedings of the 21st International Conference on Architecture of Computing Systems, ARCS 2008, held in Dresden, Germany, in February 2008.The 19 revised full papers presented together with 2 keynote papers were carefully reviewed and selected from 47 submissions. The papers cover a wide spectrum reaching from pre-fabrication adaptation of architectural templates to dynamic run-time adaptation of deployed systems with special focus on adaptivity and adaptive system architectures. The papers are organized in topical sections on hardware design, pervasive computing, network processors and memory management, reconfigurable hardware, real-time architectures, organic computing, and computer architecture.
R 1,557.09
Intel Xeon Phi Coprocessor Architecture and Tools
Intel® Xeon Phi™ Coprocessor Architecture and Tools: The Guide for Application Developers provides developers a comprehensive introduction and in-depth look at the Intel Xeon Phi coprocessor architecture and the corresponding parallel data structure tools and algorithms used in the various technical computing applications for which it is suitable. It also examines the source code-level optimizations that can be performed to exploit the powerful features of the processor. Xeon Phi is at the heart of world’s fastest commercial supercomputer, which thanks to the massively parallel computing capabilities of Intel Xeon Phi processors coupled with Xeon Phi coprocessors attained 33.86 teraflops of benchmark performance in 2013. Extracting such stellar performance in real-world applications requires a sophisticated understanding of the complex interaction among hardware components, Xeon Phi cores, and the applications running on them. In this book, Rezaur Rahman, an Intel leader in the development of the Xeon Phi coprocessor and the optimization of its applications, presents and details all the features of Xeon Phi core design that are relevant to the practice of application developers, such as its vector units, hardware multithreading, cache hierarchy, and host-to-coprocessor communication channels. Building on this foundation, he shows developers how to solve real-world technical computing problems by selecting, deploying, and optimizing the available algorithms and data structure alternatives matching Xeon Phi’s hardware characteristics. From Rahman’s practical descriptions and extensive code examples, the reader will gain a working knowledge of the Xeon Phi vector instruction set and the Xeon Phi microarchitecture whereby cores execute 512-bit instruction streams in parallel.
R 1,290.03
Learning Computer Architecture with Raspberry Pi
Use your Raspberry Pi to get smart about computing fundamentals In the 1980s, the tech revolution was kickstarted by a flood of relatively inexpensive, highly programmable computers like the Commodore. Now, a second revolution in computing is beginning with the Raspberry Pi. Learning Computer Architecture with the Raspberry Pi is the premier guide to understanding the components of the most exciting tech product available. Thanks to this book, every Raspberry Pi owner can understand how the computer works and how to access all of its hardware and software capabilities. Now, students, hackers, and casual users alike can discover how computers work with Learning Computer Architecture with the Raspberry Pi. This book explains what each and every hardware component does, how they relate to one another, and how they correspond to the components of other computing systems. You'll also learn how programming works and how the operating system relates to the Raspberry Pi's physical components. Co-authored by Eben Upton, one of the creators of the Raspberry Pi, this is a companion volume to the Raspberry Pi User GuideAn affordable solution for learning about computer system design considerations and experimenting with low-level programmingUnderstandable descriptions of the functions of memory storage, Ethernet, cameras, processors, and moreGain knowledge of computer design and operation in general by exploring the basic structure of the Raspberry Pi The Raspberry Pi was created to bring forth a new generation of computer scientists, developers, and architects who understand the inner workings of the computers that have become essential to our daily lives. Learning Computer Architecture with the Raspberry Pi is your gateway to the world of computer system design.
R 730.00
Computer Architecture: A Minimalist Perspective
This book examines computer architecture, computability theory, and the history of computers from the perspective of minimalist computing - a framework in which the instruction set consists of a single instruction. This approach is different than that taken in any other computer architecture text, and it is a bold step. The audience for this book is researchers, computer hardware engineers, software engineers, and systems engineers who are looking for a fresh, unique perspective on computer architecture. Upper division undergraduate students and early graduate students studying computer architecture, computer organization, or embedded systems will also find this book useful. A typical course title might be "Special Topics in Computer Architecture." The organization ofthe book is as follows. First, the reasons for studying such an "esoteric" subject are given. Then, the history and evolution of instruction sets is studied with an emphasis on how modern computing has features ofone instruction computing. Also, previous computer systems are reviewed to show how their features relate to one instruction computers. Next, the primary forms of one instruction set computing are examined. The theories of computation and of Turing machines are also reviewed to examine the theoretical nature of one instruction computers. Other processor architectures and instruction sets are then mapped into single instructions to illustrate the features of both types of one instruction computers. In doing so, the features of the processor being mapped are highlighted.
R 4,644.60
R 1,931.00
Interaction Between Compilers and Computer Architectures
Effective compilers allow for a more efficient execution of application programs for a given computer architecture, while well-conceived architectural features can support more effective compiler optimization techniques. A well thought-out strategy of trade-offs between compilers and computer architectures is the key to the successful designing of highly efficient and effective computer systems. From embedded micro-controllers to large-scale multiprocessor systems, it is important to understand the interaction between compilers and computer architectures. The goal of the Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT) is to promote new ideas and to present recent developments in compiler techniques and computer architectures that enhance each other's capabilities and performance. Interaction Between Compilers and Computer Architectures is an updated and revised volume consisting of seven papers originally presented at the Fifth Workshop on Interaction between Compilers and Computer Architectures (INTERACT-5), which was held in conjunction with the IEEE HPCA-7 in Monterrey, Mexico in 2001. This volume explores recent developments and ideas for better integration of the interaction between compilers and computer architectures in designing modern processors and computer systems. Interaction Between Compilers and Computer Architectures is suitable as a secondary text for a graduate level course, and as a reference for researchers and practitioners in industry.
R 3,014.54
Embedded Computer Systems: Architectures, Modeling, and Simulation
This book constitutes the proceedings of the 22st International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2021, which took place in July 2022 in Samos, Greece. The 21 full papers presented in this volume were carefully reviewed and selected from 44 submissions. The papers are organized in topics as follows: High level synthesis; memory systems; processor architecture; embedded software systems and beyond; deep learning optimization; extra-functional property estimation; innovative architectures and tools for security; european research projects on digital systems, services, and platforms.
R 3,915.97
Architecture of Computing Systems
This book constitutes the proceedings of the 38th International Conference on Architecture of Computing Systems, ARCS 2025, held in Kiel, Germany, in April 2025. The 24 full papers presented together with 12 other papers in this volume were carefully reviewed and selected from 49 submissions. These papers have been categorized in the following sections: self-powered embedded systems up to plant powered high-performance systems, new emerging and cross-cutting topics, such as autonomous and ubiquitous systems, reconfigurable computing, mathematical models, neural networks, and artificial intelligence.
R 2,970.84
Architecting at Scale
"This book makes a compelling case that experimentation is not a process layered on top of architecture, but a property the architecture itself must support."- Scott Hanselman, VP, Member of Technical Staff, Microsoft and GitHubKey FeaturesApply Scale by Subtraction to improve reliability while controlling cost and complexityEvolve ShopFlow from MVP to a global platform through realistic architectural trade-offsImplement Zero Trust, database sharding, FinOps, and AI-native self-healingPurchase of the print or Kindle book includes a free PDF eBookBook DescriptionScale systems confidently by knowing when to simplify instead of adding complexity. You'll learn to distinguish temporary demand spikes from sustained growth, align architecture with business goals, and make decisions that improve reliability, cost efficiency, and delivery speed using measurable ROI instead of assumptions.Following the evolution of ShopFlow from startup MVP to a global AI-native platform, you'll tackle real-world trade-offs in application design, data, security, infrastructure, and operations. Through practical scenarios, you'll determine when to scale vertically or horizontally, decouple services, shard databases, implement Zero Trust security, and introduce AI-driven automation. Along the way, you'll apply the Scale by Subtraction framework to eliminate unnecessary complexity, reduce operational overhead, and improve system resilience without overengineering.Written by Imran Siddique, a Principal Group Engineering Manager at Microsoft with over 17 years of experience building hyperscale systems, this book draws on expertise from Azure SQL, Azure DevOps, Azure Copilot, and other large-scale Microsoft platforms.By the end of this book, you'll be able to make evidence-based architectural decisions and design distributed systems that scale sustainably without unnecessary cost or complexity.What you will learnApply Scale by Subtraction to reduce system complexityDistinguish temporary traffic spikes from sustained growthUse tipping-point metrics to guide service decouplingShard databases while preserving data integritySecure distributed systems with Zero Trust and mTLSBalance delivery velocity, availability, and FinOpsDesign AI-native infrastructure with autonomous agentsWho this book is forSoftware architects, engineering directors, CTOs, and senior or staff engineers who need to scale systems, teams, and operational practices without introducing unnecessary complexity. A fundamental understanding of cloud computing and basic familiarity with AI applications are recommended; no specific language, vendor, or technology stack is required.
R 1,465.00
Python for Scientific Computing and Artificial Intelligence
Python for Scientific Computing and Artificial Intelligence is split into 3 parts: in Section 1, the reader is introduced to the Python programming language and shown how Python can aid in the understanding of advanced High School Mathematics. In Section 2, the reader is shown how Python can be used to solve real-world problems from a broad range of scientific disciplines. Finally, in Section 3, the reader is introduced to neural networks and shown how TensorFlow (written in Python) can be used to solve a large array of problems in Artificial Intelligence (AI).This book was developed from a series of national and international workshops that the author has been delivering for over twenty years. The book is beginner friendly and has a strong practical emphasis on programming and computational modelling.Features:No prior experience of programming is requiredOnline GitHub repository available with codes for readers to practiceCovers applications and examples from biology, chemistry, computer science, data science, electrical and mechanical engineering, economics, mathematics, physics, statistics and binary oscillator computingFull solutions to exercises are available as Jupyter notebooks on the WebSupport MaterialGitHub Repository of Python Files and Notebooks: https://github.com/proflynch/CRC-Press/Solutions to All Exercises:Section 1: An Introduction to Python: https://drstephenlynch.github.io/webpages/SolutionsSection1.htmlSection 2: Python for Scientific Computing: https://drstephenlynch.github.io/webpages/SolutionsSection2.htmlSection 3: Artificial Intelligence: https://drstephenlynch.github.io/webpages/SolutionsSection3.html
R 8,572.00
R 4,444.00
Embedded Computer Systems: Architectures, Modeling, and Simulation
This book constitutes the refereed proceedings of the 20th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2020, held in Samos, Greece, in July 2020.*The 16 regular papers presented were carefully reviewed and selected from 35 submissions. In addition, 9 papers from two special sessions were included, which were organized on topics of current interest: innovative architectures for security and European projects on embedded and high performance computing for health applications.* The conference was held virtually due to the COVID-19 pandemic.
R 2,188.00
Architecture Patterns with Python
As Python continues to grow in popularity, projects are becoming larger and more complex. Many Python developers are taking an interest in high-level software design patterns such as hexagonal/clean architecture, event-driven architecture, and the strategic patterns prescribed by domain-driven design (DDD). But translating those patterns into Python isn’t always straightforward.With this hands-on guide, Harry Percival and Bob Gregory from MADE.com introduce proven architectural design patterns to help Python developers manage application complexity—and get the most value out of their test suites.Each pattern is illustrated with concrete examples in beautiful, idiomatic Python, avoiding some of the verbosity of Java and C# syntax. Patterns include:Dependency inversion and its links to ports and adapters (hexagonal/clean architecture)Domain-driven design’s distinction between Entities, Value Objects, and AggregatesRepository and Unit of Work patterns for persistent storageEvents, commands, and the message busCommand-query responsibility segregation (CQRS)Event-driven architecture and reactive microservices
R 1,638.00
R 519.00
Network-Based Parallel Computing. Communication, Architecture, and Applications
This book constitutes the strictly refereed proceedings of the Second International Workshop on Communication and Architectural Support for Network-Based Parallel Computing, CANPC'98, held in Las Vegas, Nevada, USA, in January/February 1998.The 18 revised full papers presented were selected from 38 submissions on the basis of four to five reviews per paper. The volume comprises a representative compilation of state-of-the-art solutions for network-based parallel computing. Several new interconnection technologies, new software schemes and standards are studied and developed to provide low-latency and high-bandwidth interconnections for network-based parallel computing.
R 1,550.49
RISC-V Architecture and DSP Processor Design
Explore the design of a RISC-V DSP processor using the SpringCore architecture, covering pipeline design, DSP acceleration, LLVM toolchain support, debugging with OpenOCD, and integration into a real SoCKey FeaturesExplore the SpringCore RISC-V DSP architecture and its custom ISA extensionsUnderstand an 8-stage pipelined processor with Harvard memory and interrupt handlingExamine the software ecosystem, including LLVM, Eclipse IDE, and OpenOCD debuggingBook DescriptionRISC-V is reshaping processor innovation with its open and extensible instruction set architecture. But how are high-performance RISC-V digital signal processors (DSPs) designed in practice? This book explores that question through SpringCore, a RISC-V DSP architecture developed for real-time embedded control systems.Using SpringCore as a case study, the book introduces the architecture of a modern DSP processor and explains key digital design techniques used in its implementation. You will explore DSP architecture concepts, design custom ISA extensions for fixed-point and floating-point acceleration, and examine an 8-stage pipelined processor with hazard handling, zero-overhead loops, a Harvard memory architecture, protection mechanisms, and interrupt handling. The book also covers the surrounding software ecosystem, including an LLVM-based toolchain, debugging with OpenOCD and JTAG, development with an Eclipse-based IDE, and simulation support using tools such as gem5. Finally, it demonstrates how the SpringCore architecture is implemented in the FDM320RV335 DSP chip, which runs at 150 MHz and integrates peripherals such as an ADC and PWM for real-time industrial control.By the end, you will understand key DSP hardware architecture and custom ISA design principles through the practical example of SpringCore.What you will learnUnderstand DSP design principles and the RISC-V architectureDesign custom ISA extensions for DSP accelerationBuild an 8-stage pipelined RISC-V processorImplement high-performance MAC and multiplier unitsDesign Harvard memory systems with protection mechanismsOptimize interrupt handling for real-time controlExtend the LLVM backend for the SpringCore processorDevelop software using the Eclipse IDE and OpenOCD debuggingWho this book is forThis book is for computer architects, embedded systems engineers, DSP engineers, and RTL/FPGA designers interested in RISC-V processor implementation. It is also suitable for graduate students and researchers in computer architecture, VLSI, and SoC design who want to explore the SpringCore DSP architecture and its implementation. Familiarity with digital logic and processor architecture will help readers get the most from this book.
R 1,465.00
