Search results for "Practical Computer Architecture with Python and ARM"
Items we need to order for you
Embedded Computer Systems: Architectures, Modeling, and Simulation
The two-volume set LNCS 15226 and 15227 constitutes the refereed proceedings of the 24th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2024, held in Samos, Greece, during June 29–July 4, 2024.The 24 full papers, 10 full papers in 2 special sessions and 4 poster session included in this book were carefully reviewed and selected from 57 submissions. This SAMOS 2024 covers the topics systems themselves - through their applications; architectures; and underlying processors - or methods created to automate their design.
R 2,552.73
Schaum's Outline of Computer Architecture
Master the fundamentals of computer architecture with "Schaum's" - the high-performance study guide. It will help you cut study time, hone problem-solving skills, and achieve your personal best on exams and projects! Students love "Schaum's Outlines" because they produce results. Each year, hundreds of thousands of students improve their test scores and final grades with these indispensable study guides. Get the edge on your classmates. Use "Schaum's"!If you don't have a lot of time but want to excel in class, this book helps you: use detailed examples to solve problems; brush up before tests; find answers fast; study quickly and more effectively; and, get the big picture without poring over lengthy textbooks. "Schaum's Outlines" give you the information your teachers expect you to know in a handy and succinct format - without overwhelming you with unnecessary jargon. You get a complete overview of the subject. Plus, you get plenty of practice exercises to test your skill. Compatible with any classroom text, "Schaum's" let you study at your own pace and remind you of all the important facts you need to remember - fast!And "Schaum's" are so complete, they're perfect for preparing for graduate or professional exams.Inside, you will find: overview of hardware and software design elements in computer systems; concise explanations of hardware and software interface; complete details on the efficient use of system resources; solved problems in: instruction sets, pipelining, cache, memory, I/O; and more! If you want top grades and a thorough understanding of computer architecture, this powerful study tool is the best tutor you can have!The chapters include: Introduction; Binary Logic; Computer Arithmetic; Machine Organization; Programming Models; Basic Processor Design; Pipelining Instruction-Level Parallelism; Introduction to Memory Systems; Cache Memories; Virtual Memory; Input/Output Systems; and, Introduction to Multiprocessors. The related titles in "Schaum's Outlines" include "Computing Assembly Language Combinatorics Computer Graphics, 2nd Ed."; "Data Structures with C++"; "Essential Computer Mathematics"; "Fundamentals of Computing with C++"; "Fundamentals of SQL Programming"; "Introduction to Computer Science"; "Mathematica Microprocessor Fundamentals, 2nd Ed."; "Operating Systems Programming with Basic Programming with C, 2nd Ed."; "Programming with C++, 2nd Ed."; "Programming with FORTRAN 77"; "Programming with FORTRAN 9";0 "Programming with Java"; "Programming with Modern Structured COBOL, 2nd Ed."; "Programming with Pascal, 2nd Ed."; and, "Programming with Structured Basic, 4th Ed.".
R 905.88
Embedded Computer Systems: Architectures, Modeling, and Simulation
This book constitutes the proceedings of the 21st International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2021, which took place in July 2021. Due to COVID-19 pandemic the conference was held virtually. The 17 full papers presented in this volume were carefully reviewed and selected from 45 submissions. The papers are organized in topics as follows: simulation and design space exploration; the 3Cs - Cache, Cluster and Cloud; heterogeneous SoC; novel CPU architectures and applications; dataflow; innovative architectures and tools for security; next generation computing; insights from negative results.
R 3,548.89
R 1,653.56
Advanced Computer Architecture
This book constitutes the refereed proceedings of the 11th Annual Conference on Advanced Computer Architecture, ACA 2016, held in Weihai, China, in August 2016. The 17 revised full papers presented were carefully reviewed and selected from 89 submissions. The papers address issues such as processors and circuits; high performance computing; GPUs and accelerators; cloud and data centers; energy and reliability; intelligence computing and mobile computing.
R 1,544.04
Architecture of Computing Systems - ARCS 2006
This book constitutes the refereed proceedings of the 19th International Conference on Architecture of Computing Systems, ARCS 2006, held in March 2006. The 32 revised full papers presented together with two invited and keynote papers were carefully reviewed and selected from 174 submissions. The papers are organized in topical sections on pervasive computing, memory systems, architectures, multiprocessing, energy efficient design, power awareness, network protocols, security, and distributed networks.
R 1,591.06
R 555.40
On-Chip Training NPU - Algorithm, Architecture and SoC Design
Unlike most available sources that focus on deep neural network (DNN) inference, this book provides readers with a single-source reference on the needs, requirements, and challenges involved with on-device, DNN training semiconductor and SoC design. The authors include coverage of the trends and history surrounding the development of on-device DNN training, as well as on-device training semiconductors and SoC design examples to facilitate understanding.
R 4,928.56
Interaction of Compilation Technology and Computer Architecture
In brief summary, the following results were presented in this work: • A linear time approach was developed to find register requirements for any specified CS schedule or filled MRT. • An algorithm was developed for finding register requirements for any kernel that has a dependence graph that is acyclic and has no data reuse on machines with depth independent instruction templates. • We presented an efficient method of estimating register requirements as a function of pipeline depth. • We developed a technique for efficiently finding bounds on register require ments as a function of pipeline depth. • Presented experimental data to verify these new techniques. • discussed some interesting design points for register file size on a number of different architectures. REFERENCES [1] Robert P. Colwell, Robert P. Nix, John J O'Donnell, David B Papworth, and Paul K. Rodman. A VLIW Architecture for a Trace Scheduling Com piler. In Architectural Support for Programming Languages and Operating Systems, pages 180-192, 1982. [2] C. Eisenbeis, W. Jalby, and A. Lichnewsky. Compile-Time Optimization of Memory and Register Usage on the Cray-2. In Proceedings of the Second Workshop on Languages and Compilers, Urbana l/inois, August 1989. [3] C. Eisenbeis, William Jalby, and Alain Lichnewsky. Squeezing More CPU Performance Out of a Cray-2 by Vector Block Scheduling. In Proceedings of Supercomputing '88, pages 237-246, 1988. [4] Michael J. Flynn. Very High-Speed Computing Systems. Proceedings of the IEEE, 54:1901-1909, December 1966.
R 3,037.75
Architecture of Computing Systems
This book constitutes the proceedings of the 37th International Conference on Architecture of Computing Systems, ARCS 2024, held in Potsdam, Germany, in May 2024. The 23 papers presented in this volume were carefully reviewed and selected from 33 submissions. These papers have been categorized in the following sections: Progress in Neural Networks; Organic Computing; Computer Architecture Co-Design; Progress in HPC; Computer Architectures; and Dependability and Fault Tolerance.
R 5,430.69
Multithreaded Computer Architecture: A Summary of the State of the ART
Multithreaded computer architecture has emerged as one of the most promising and exciting avenues for the exploitation of parallelism. This new field represents the confluence of several independent research directions which have united over a common set of issues and techniques. Multithreading draws on recent advances in dataflow, RISC, compiling for fine-grained parallel execution, and dynamic resource management. It offers the hope of dramatic performance increases through parallel execution for a broad spectrum of significant applications based on extensions to `traditional' approaches. Multithreaded Computer Architecture is divided into four parts, reflecting four major perspectives on the topic. Part I provides the reader with basic background information, definitions, and surveys of work which have in one way or another been pivotal in defining and shaping multithreading as an architectural discipline. Part II examines key elements of multithreading, highlighting the fundamental nature of latency and synchronization. This section presents clever techniques for hiding latency and supporting large synchronization name spaces. Part III looks at three major multithreaded systems, considering issues of machine organization and compilation strategy. Part IV concludes the volume with an analysis of multithreaded architectures, showcasing methodologies and actual measurements. Multithreaded Computer Architecture: A Summary of the State of the Art is an excellent reference source and may be used as a text for advanced courses on the subject.
R 6,019.78
Embedded Computer Systems: Architectures, Modeling, and Simulation
This book constitutes the refereed proceedings of the 19th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2019, held in Pythagorion, Samos, Greece, in July 2019.The 21 regular papers presented were carefully reviewed and selected from 55 submissions. The papers are organized in topical sections on system design space exploration; deep learning optimization; system security; multi/many-core scheduling; system energy and heat management; many-core communication; and electronic system-level design and verification. In addition there are 13 papers from three special sessions which were organized on topics of current interest: insights from negative results; machine learning implementations; and European projects.
R 2,206.65
Interaction Between Compilers and Computer Architectures
Effective compilers allow for a more efficient execution of application programs for a given computer architecture, while well-conceived architectural features can support more effective compiler optimization techniques. A well thought-out strategy of trade-offs between compilers and computer architectures is the key to the successful designing of highly efficient and effective computer systems. From embedded micro-controllers to large-scale multiprocessor systems, it is important to understand the interaction between compilers and computer architectures. The goal of the Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT) is to promote new ideas and to present recent developments in compiler techniques and computer architectures that enhance each other's capabilities and performance. Interaction Between Compilers and Computer Architectures is an updated and revised volume consisting of seven papers originally presented at the Fifth Workshop on Interaction between Compilers and Computer Architectures (INTERACT-5), which was held in conjunction with the IEEE HPCA-7 in Monterrey, Mexico in 2001. This volume explores recent developments and ideas for better integration of the interaction between compilers and computer architectures in designing modern processors and computer systems. Interaction Between Compilers and Computer Architectures is suitable as a secondary text for a graduate level course, and as a reference for researchers and practitioners in industry.
R 3,015.11
R 367.00
Fault Tolerant Computer Architecture
For many years, most computer architects have pursued one primary goal: performance. Architects have translated the ever-increasing abundance of ever-faster transistors provided by Moore's law into remarkable increases in performance. Recently, however, the bounty provided by Moore's law has been accompanied by several challenges that have arisen as devices have become smaller, including a decrease in dependability due to physical faults. In this book, we focus on the dependability challenge and the fault tolerance solutions that architects are developing to overcome it. The two main purposes of this book are to explore the key ideas in fault-tolerant computer architecture and to present the current state-of-the-art - over approximately the past 10 years - in academia and industry.Table of Contents: Introduction / Error Detection / Error Recovery / Diagnosis / Self-Repair / The Future
R 1,420.01
R 1,450.40
Hands-On Software Architecture with Golang
Understand the principles of software architecture with coverage on SOA, distributed and messaging systems, and database modelingKey FeaturesGain knowledge of architectural approaches on SOA and microservices for architectural decisionsExplore different architectural patterns for building distributed applicationsMigrate applications written in Java or Python to the Go languageBook DescriptionBuilding software requires careful planning and architectural considerations; Golang was developed with a fresh perspective on building next-generation applications on the cloud with distributed and concurrent computing concerns.Hands-On Software Architecture with Golang starts with a brief introduction to architectural elements, Go, and a case study to demonstrate architectural principles. You'll then move on to look at code-level aspects such as modularity, class design, and constructs specific to Golang and implementation of design patterns. As you make your way through the chapters, you'll explore the core objectives of architecture such as effectively managing complexity, scalability, and reliability of software systems. You'll also work through creating distributed systems and their communication before moving on to modeling and scaling of data. In the concluding chapters, you'll learn to deploy architectures and plan the migration of applications from other languages.By the end of this book, you will have gained insight into various design and architectural patterns, which will enable you to create robust, scalable architecture using Golang.What you will learnUnderstand architectural paradigms and deep dive into MicroservicesDesign parallelism/concurrency patterns and learn object-oriented design patterns in GoExplore API-driven systems architecture with introduction to REST and GraphQL standardsBuild event-driven architectures and make your architectures anti-fragileEngineer scalability and learn how to migrate to Go from other languagesGet to grips with deployment considerations with CICD pipeline, cloud deployments, and so onBuild an end-to-end e-commerce (travel) application backend in GoWho this book is forHands-On Software Architecture with Golang is for software developers, architects, and CTOs looking to use Go in their software architecture to build enterprise-grade applications. Programming knowledge of Golang is assumed.
R 1,889.00
Hands-On GPU Computing with Python
Explore GPU-enabled programmable environment for machine learning, scientific applications, and gaming using PuCUDA, PyOpenGL, and Anaconda AccelerateKey FeaturesUnderstand effective synchronization strategies for faster processing using GPUsWrite parallel processing scripts with PyCuda and PyOpenCLLearn to use the CUDA libraries like CuDNN for deep learning on GPUsBook DescriptionGPUs are proving to be excellent general purpose-parallel computing solutions for high performance tasks such as deep learning and scientific computing.This book will be your guide to getting started with GPU computing. It will start with introducing GPU computing and explain the architecture and programming models for GPUs. You will learn, by example, how to perform GPU programming with Python, and you’ll look at using integrations such as PyCUDA, PyOpenCL, CuPy and Numba with Anaconda for various tasks such as machine learning and data mining. Going further, you will get to grips with GPU work flows, management, and deployment using modern containerization solutions. Toward the end of the book, you will get familiar with the principles of distributed computing for training machine learning models and enhancing efficiency and performance.By the end of this book, you will be able to set up a GPU ecosystem for running complex applications and data models that demand great processing capabilities, and be able to efficiently manage memory to compute your application effectively and quickly.What you will learnUtilize Python libraries and frameworks for GPU accelerationSet up a GPU-enabled programmable machine learning environment on your system with AnacondaDeploy your machine learning system on cloud containers with illustrated examplesExplore PyCUDA and PyOpenCL and compare them with platforms such as CUDA, OpenCL and ROCm.Perform data mining tasks with machine learning models on GPUsExtend your knowledge of GPU computing in scientific applicationsWho this book is forData Scientist, Machine Learning enthusiasts and professionals who wants to get started with GPU computation and perform the complex tasks with low-latency. Intermediate knowledge of Python programming is assumed.
R 1,498.00
Practical Python Programming for IoT
Leverage Python and Raspberry Pi to create complex IoT applications capable of creating and detecting movement and measuring distance, light, and a host of other environmental conditionsKey FeaturesLearn the fundamentals of electronics and how to integrate them with a Raspberry PiUnderstand how to build RESTful APIs, WebSocket APIs, and MQTT-based applicationsExplore alternative approaches to structuring IoT applications with PythonBook DescriptionThe age of connected devices is here, be it fitness bands or smart homes. It's now more important than ever to understand how hardware components interact with the internet to collect and analyze user data. The Internet of Things (IoT), combined with the popular open source language Python, can be used to build powerful and intelligent IoT systems with intuitive interfaces. This book consists of three parts, with the first focusing on the "Internet" component of IoT. You'll get to grips with end-to-end IoT app development to control an LED over the internet, before learning how to build RESTful APIs, WebSocket APIs, and MQTT services in Python. The second part delves into the fundamentals behind electronics and GPIO interfacing. As you progress to the last part, you'll focus on the "Things" aspect of IoT, where you will learn how to connect and control a range of electronic sensors and actuators using Python. You'll also explore a variety of topics, such as motor control, ultrasonic sensors, and temperature measurement. Finally, you'll get up to speed with advanced IoT programming techniques in Python, integrate with IoT visualization and automation platforms, and build a comprehensive IoT project. By the end of this book, you'll be well-versed with IoT development and have the knowledge you need to build sophisticated IoT systems using Python.What you will learnUnderstand electronic interfacing with Raspberry Pi from scratchGain knowledge of building sensor and actuator electronic circuitsStructure your code in Python using Async IO, pub/sub models, and moreAutomate real-world IoT projects using sensor and actuator integrationIntegrate electronics with ThingSpeak and IFTTT to enable automationBuild and use RESTful APIs, WebSockets, and MQTT with sensors and actuatorsSet up a Raspberry Pi and Python development environment for IoT projectsWho this book is forThis IoT Python book is for application developers, IoT professionals, or anyone interested in building IoT applications using the Python programming language. It will also be particularly helpful for mid to senior-level software engineers who are experienced in desktop, web, and mobile development, but have little to no experience of electronics, physical computing, and IoT.
R 1,693.00
Learning in Energy-Efficient Neuromorphic Computing: Algorithm and Architecture Co-Design
Explains current co-design and co-optimization methodologies for building hardware neural networks and algorithms for machine learning applications This book focuses on how to build energy-efficient hardware for neural networks with learning capabilities—and provides co-design and co-optimization methodologies for building hardware neural networks that can learn. Presenting a complete picture from high-level algorithm to low-level implementation details, Learning in Energy-Efficient Neuromorphic Computing: Algorithm and Architecture Co-Design also covers many fundamentals and essentials in neural networks (e.g., deep learning), as well as hardware implementation of neural networks. The book begins with an overview of neural networks. It then discusses algorithms for utilizing and training rate-based artificial neural networks. Next comes an introduction to various options for executing neural networks, ranging from general-purpose processors to specialized hardware, from digital accelerator to analog accelerator. A design example on building energy-efficient accelerator for adaptive dynamic programming with neural networks is also presented. An examination of fundamental concepts and popular learning algorithms for spiking neural networks follows that, along with a look at the hardware for spiking neural networks. Then comes a chapter offering readers three design examples (two of which are based on conventional CMOS, and one on emerging nanotechnology) to implement the learning algorithm found in the previous chapter. The book concludes with an outlook on the future of neural network hardware. Includes cross-layer survey of hardware accelerators for neuromorphic algorithmsCovers the co-design of architecture and algorithms with emerging devices for much-improved computing efficiencyFocuses on the co-design of algorithms and hardware, which is especially critical for using emerging devices, such as traditional memristors or diffusive memristors, for neuromorphic computing Learning in Energy-Efficient Neuromorphic Computing: Algorithm and Architecture Co-Design is an ideal resource for researchers, scientists, software engineers, and hardware engineers dealing with the ever-increasing requirement on power consumption and response time. It is also excellent for teaching and training undergraduate and graduate students about the latest generation neural networks with powerful learning capabilities.
R 4,297.00
Complexity of Simple Computer Architectures
This book presents a formal model for evaluating the cost effectiveness of computer architectures. The model can cope with a wide range of architectures, from CPU design to parallel supercomputers. To illustrate the formal procedure of trade-off analyses, several non-pipelined design alternatives for the well-known RISC architecture called DLX are analyzed quantitatively. It is formally proved that the interrupt mechanism proposed for the DLX architecture handles nested interrupts correctly.In an appendix all programs to compute the cost and cycle time of the designs described are listed in C code. Running these simple C programs on a PC is sufficient to verify the results presented. The book addresses design professionals and students in computer architecture.
R 1,555.49
Architecture of Computing Systems – ARCS 2015
This book constitutes the proceedings of the 28th International Conference on Architecture of Computing Systems, ARCS 2015, held in Porto, Portugal, in March 2015.The 19 papers presented together with three invited papers were carefully reviewed and selected from 45 submissions. The papers are organized in six sessions covering the topics: hardware, design, applications, trust and privacy, real-time issues and a best papers session.
R 2,168.59
Architecture Exploration for Embedded Processors with LISA
Today more than 90% of all programmable processors are employed in embedded systems. The LISA processor design platform presented in this book addresses recent design challenges and results in highly satisfactory solutions, covering all major high-level phases of embedded processor design.
R 4,645.34
R 4,360.00
Advanced Computer Architecture
This book constitutes the refereed proceedings of the 13th Conference on Advanced Computer Architecture, ACA 2020, held in Kunming, China, in August 2020. Due to the COVID-19 pandemic the conference was held online. The 24 revised full papers presented were carefully reviewed and selected from 105 submissions. The papers of this volume are organized in topical sections on: interconnection network, router and network interface architecture; accelerator-based, application-specific and reconfigurable architecture; processor, memory, and storage systems architecture; model, simulation and evaluation of architecture; new trends of technologies and applications.
R 2,181.83
Computer Architecture Techniques for Power-Efficiency
In the last few years, power dissipation has become an important design constraint, on par with performance, in the design of new computer systems. Whereas in the past, the primary job of the computer architect was to translate improvements in operating frequency and transistor count into performance, now power efficiency must be taken into account at every step of the design process.While for some time, architects have been successful in delivering 40% to 50% annual improvement in processor performance, costs that were previously brushed aside eventually caught up. The most critical of these costs is the inexorable increase in power dissipation and power density in processors. Power dissipation issues have catalyzed new topic areas in computer architecture, resulting in a substantial body of work on more power-efficient architectures. Power dissipation coupled with diminishing performance gains, was also the main cause for the switch from single-core to multi-core architectures and a slowdown in frequency increase.This book aims to document some of the most important architectural techniques that were invented, proposed, and applied to reduce both dynamic power and static power dissipation in processors and memory hierarchies. A significant number of techniques have been proposed for a wide range of situations and this book synthesizes those techniques by focusing on their common characteristics.Table of Contents: Introduction / Modeling, Simulation, and Measurement / Using Voltage and Frequency Adjustments to Manage Dynamic Power / Optimizing Capacitance and Switching Activity to Reduce Dynamic Power / Managing Static (Leakage) Power / Conclusions
R 1,392.00
Computer Architecture: A Minimalist Perspective
This book examines computer architecture, computability theory, and the history of computers from the perspective of minimalist computing - a framework in which the instruction set consists of a single instruction. This approach is different than that taken in any other computer architecture text, and it is a bold step. The audience for this book is researchers, computer hardware engineers, software engineers, and systems engineers who are looking for a fresh, unique perspective on computer architecture. Upper division undergraduate students and early graduate students studying computer architecture, computer organization, or embedded systems will also find this book useful. A typical course title might be "Special Topics in Computer Architecture." The organization ofthe book is as follows. First, the reasons for studying such an "esoteric" subject are given. Then, the history and evolution of instruction sets is studied with an emphasis on how modern computing has features ofone instruction computing. Also, previous computer systems are reviewed to show how their features relate to one instruction computers. Next, the primary forms of one instruction set computing are examined. The theories of computation and of Turing machines are also reviewed to examine the theoretical nature of one instruction computers. Other processor architectures and instruction sets are then mapped into single instructions to illustrate the features of both types of one instruction computers. In doing so, the features of the processor being mapped are highlighted.
R 4,643.70
Advanced Computer Architecture
This book constitutes the refereed proceedings of the 10th Annual Conference on Advanced Computer Architecture, ACA 2014, held in Shenyang, China, in August 2014. The 19 revised full papers presented were carefully reviewed and selected from 115 submissions. The papers are organized in topical sections on processors and circuits; high performance computing; GPUs and accelerators; cloud and data centers; energy and reliability; intelligence computing and mobile computing.
R 2,168.59
Advances in Computer Systems Architecture
This book constitutes the refereed proceedings of the 11th Asia-Pacific Computer Systems Architecture Conference, ACSAC 2006. The book presents 60 revised full papers together with 3 invited lectures, addressing such issues as processor and network design, reconfigurable computing and operating systems, and low-level design issues in both hardware and systems. Coverage includes large and significant computer-based infrastructure projects, the challenges of stricter budgets in power dissipation, and more.
R 4,142.21
R 187.00
Designing Secure IoT Devices with the Arm Platform Security Architecture and Cortex-M33
Designing Secure IoT devices with the Arm Platform Security Architecture and Cortex-M33 explains how to design and deploy secure IoT devices based on the Cortex-M23/M33 processor. The book is split into three parts. First, it introduces the Cortex-M33 and its architectural design and major processor peripherals. Second, it shows how to design secure software and secure communications to minimize the threat of both hardware and software hacking. And finally, it examines common IoT cloud systems and how to design and deploy a fleet of IoT devices. Example projects are provided for the Keil MDK-ARM and NXP LPCXpresso tool chains. Since their inception, microcontrollers have been designed as functional devices with a CPU, memory and peripherals that can be programmed to accomplish a huge range of tasks. With the growth of internet connected devices and the Internet of Things (IoT), “plain old microcontrollers are no longer suitable as they lack the features necessary to create both a secure and functional device. The recent development by ARM of the Cortex M23 and M33 architecture is intended for today’s IoT world.
R 2,206.00
Logic and Architecture Synthesis
This book describes several methods and systems solving one of the highlighted problems within computer aided design, namely architectural and logic synthesis. The book emphasises the most recent technologies in high level synthesis, concentrating on applicative studies and practical constraints or criteria during synthesis. Logic and Architecture Synthesis concentrates on the practical problems involving automatic synthesis of designs. It is essential reading for researchers and CAD Managers working in this area.
R 4,671.04
Architecture of Computing Systems
This book constitutes the proceedings of the 36th International Conference on Architecture of Computing Systems, ARCS 2023, which took place in Athens, Greece, in June 2023.The 18 full papers in this volume were carefully reviewed and selected from 35 submissions.ARCS provides a platform covering newly emerging and cross-cutting topics, such as autonomous and ubiquitous systems, reconfigurable computing and acceleration, neural networks and artificial intelligence. The selected papers cover a variety of topics from the ARCS core domains, including energy efficiency, applied machine learning, hardware and software system security, reliable and fault-tolerant systems and organic computing.Back to top
R 2,754.15
micro:bit Projects with Python and Single Board Computers
Build different components of larger systems using class sets of micro:bits with Python in a truly collaborative way. First you’ll explore ways to harness the capabilities of the humble micro:bit and learn to creatively overcome some of its limitations; learning practical text-based programming along the way. We’ll then move on to building projects that allow multiple micro:bits, and other microcontroller boards and parts like the Raspberry Pi, to communicate with one another, and coordinate their operations to build larger systems.Rather than just being a guide to learning these skills, this book will include tips and stories about implementing the these ideas in classrooms, Code Clubs, and Maker environments. Practical logistics for preparation and easy set-up, as well as, acceptance criteria and accountability for students and participants is included. These ideas were gained over years of running a Code Club and running Maker workshops and events.You’ll learn about programming collaborative solutions and design logic. Then you’ll scale that logic up to more complex projects. By the end, you’ll have added additional electronic and physical components to projects that interact with the world. You’ll create fun inventions together, using hardware, coding, electronics, physical objects, and e-textiles.What You'll LearnSolve problems and create art by modelling solutions and ideas with a combination of Python coding, electronic systems engineering, and creative design.Navigate the logistical and unique challenges that come with running your own Code Club, Makerspace, or feeding these activities into STEAM design and technology curriculums.Take new Makers from simply copying and duplicating through to debugging and understanding.Who This Book Is ForMakers and instructors interested in starting group projects while learning to code and gain other Maker skills along the way. Essential information is provided in a form that enables beginners and intermediate Makers to get hands-on quickly, but with enough depth to keep building on these projects and pushing the boundaries.
R 1,432.99
Computing with T.Node Parallel Architecture
Parallel processing is seen today as the means to improve the power of computing facilities by breaking the Von Neumann bottleneck of conventional sequential computer architectures. By defining appropriate parallel computation models definite advantages can be obtained. Parallel processing is the center of the research in Europe in the field of Information Processing Systems so the CEC has funded the ESPRIT Supemode project to develop a low cost, high performance, multiprocessor machine. The result of this project is a modular, reconfigurable architecture based on !NMOS transputers: T.Node. This machine can be considered as a research, industrial and commercial success. The CEC has decided to continue to encourage manufacturers as well as research and end-users of transputers by funding other projects in this field. This book presents course papers of the Eurocourse given at the Joint Research Centre in ISPRA (Italy) from the 4th to 8 of November 1991. First we present an overview of various trends in the design of parallel architectures and specially of the T.Node with it's software development environments, new distributed system aspects and also new hardware extensions based on the !NMOS T9000 processor. In a second part, we review some real case applications in the field of image synthesis, image processing, signal processing, terrain modeling, particle physics simulation and also enhanced parallel and distributed numerical methods on T.Node.
R 5,234.44
Embedded Computer Systems: Architectures, Modeling, and Simulation
TheSAMOSworkshopisaninternationalgatheringofhighlyquali?edresearchers from academia and industry, sharing ideas in a 3-day lively discussion on the quietandinspiringnorthernmountainsideoftheMediterraneanislandofSamos. The workshopmeeting is one of two co-locatedevents (the other event being the IC-SAMOS).Asatradition,theworkshopfeaturespresentationsinthemorning, while after lunch all kinds of informal discussions and nut-cracking gatherings take place. The workshop is unique in the sense that not only solved research problems are presented and discussed but also (partly) unsolved problems and in-depth topical reviews can be unleashed in the scienti?c arena. Consequently, the workshopprovidesthe participantswithanenvironmentwherecollaboration rather than competition is fostered. The SAMOS conference and workshop were established in 2001 by Stamatis Vassiliadis with the goals outlined above in mind, and located on Samos, one of the most beautiful islands of the Aegean.The rich historical and cultural environment of the island, coupled with the intimate atmosphereandthe slowpaceofasmallvillagebythe seainthe middle of the Greek summer, provide a very conducive environment where ideas can be exchanged and shared freely.
R 1,565.93
R 903.00
Network-Based Parallel Computing Communication, Architecture, and Applications
Clusters of workstations/PCs connected by o?-the-shelf networks have become popular as a platform for cost-e?ective parallel computing. Hardware and so- ware technological advances have made this network-based parallel computing platform feasible. A large number of research groups from academia and industry are working to enhance the capabilities of such a platform, thereby improving its cost-e?ectiveness and usability. These developments are facilitating the mig- tion of many existing applications as well as the development of new applications on this platform. Continuing in the tradition of the two previously successful workshops, this 3rd Workshop on Communication, Architecture and Applications for Netwo- based Parallel Computing (CANPC’99) has brought together researchers and practitioners working in architecture, system software, applications and perf- mance evaluation to discuss state-of-the-art solutions for network-based parallel computing systems. This workshop has become an excellent forum for timely dissemination of ideas and healthy interaction on topics at the cutting edge in cluster computing technology. Each submitted paper underwent a rigorous review process, and was assigned to at least 3 reviewers, including at least 2 program committee members. Each paper received at least 2 reviews, most received 3 and some even had 4 reviews.
R 1,547.26
Architecture of Computing Systems -- ARCS 2014
This book constitutes the proceedings of the 27th International Conference on Architecture of Computing Systems, ARCS 2014, held in Lübeck, Germany, in February 2014. The 20 papers presented in this volume were carefully reviewed and selected from 44 submissions. They are organized in topical sections named: parallelization: applications and methods; self-organization and trust; system design; system design and sensor systems; and virtualization: I/O, memory, cloud; dependability: safety, security, and reliability aspects.
R 2,167.86
Embedded Computer Systems: Architectures, Modeling, and Simulation
Researchers and professionals in the appropriate subject areas will find this book an essential update on where research has got to in what is, after all, a hugely important area. It constitutes the refereed proceedings of the 7th International Workshop on Systems, Architectures, Modeling, and Simulation, held in Samos, Greece, in July 2007. The 44 revised full papers presented together with 2 keynote talks were thoroughly reviewed and selected from 116 submissions
R 1,586.93
Interaction of Compilation Technology and Computer Architecture
In brief summary, the following results were presented in this work: • A linear time approach was developed to find register requirements for any specified CS schedule or filled MRT. • An algorithm was developed for finding register requirements for any kernel that has a dependence graph that is acyclic and has no data reuse on machines with depth independent instruction templates. • We presented an efficient method of estimating register requirements as a function of pipeline depth. • We developed a technique for efficiently finding bounds on register require ments as a function of pipeline depth. • Presented experimental data to verify these new techniques. • discussed some interesting design points for register file size on a number of different architectures. REFERENCES [1] Robert P. Colwell, Robert P. Nix, John J O'Donnell, David B Papworth, and Paul K. Rodman. A VLIW Architecture for a Trace Scheduling Com piler. In Architectural Support for Programming Languages and Operating Systems, pages 180-192, 1982. [2] C. Eisenbeis, W. Jalby, and A. Lichnewsky. Compile-Time Optimization of Memory and Register Usage on the Cray-2. In Proceedings of the Second Workshop on Languages and Compilers, Urbana l/inois, August 1989. [3] C. Eisenbeis, William Jalby, and Alain Lichnewsky. Squeezing More CPU Performance Out of a Cray-2 by Vector Block Scheduling. In Proceedings of Supercomputing '88, pages 237-246, 1988. [4] Michael J. Flynn. Very High-Speed Computing Systems. Proceedings of the IEEE, 54:1901-1909, December 1966.
R 3,037.73
Building Trusted Data Platforms with Azure Databricks and GenAI
A practical guide to building a modern, GenAI-powered data platform with a Lakehouse foundation, covering MDM, data mesh, AI enablement, streaming pipelines, observability, and cloud-driven architectures for trusted analytics. Key FeaturesDiscover characteristics of future-ready platforms - data mesh, automation, & observabilityDesign trustworthy data products with contracts, federated governance, and decentralized ownershipUnderstand how GenAI accelerates Lakehouse development and enables self‑service analyticsBook DescriptionDiscover the defining hallmarks of future‑ready data platforms, including data mesh architectures, intelligent automation, and end‑to‑end data observability. Learn how to design and deliver trusted data products through data contracts, federated governance, decentralized domain ownership, and endorsed datasets. The book explores modern Lakehouse patterns with a strong focus on the medallion architecture, explaining how bronze, silver, and gold layers transform raw data into analytics‑ready assets governed through Unity Catalog. You’ll gain practical guidance on MDM linkages, survivorship rules, and entity resolution to ensure consistent master data across domains. It also covers real‑time and streaming pipelines that integrate seamlessly with the Lakehouse. We focus on self‑service analytics, showing how governed data products let business users explore, analyze, and derive insights independently with confidence. Finally, understand how GenAI accelerates platform development through automated code generation using tools like Claude Code and Databricks Genie Code, enabling faster pipeline creation, governance, and analytics delivery.What you will learnFuture‑ready platforms: data mesh, automation, observabilityDesign trusted data products with contracts and governanceBuild Lakehouses with medallion architecture: bronze, silver, goldApply Unity Catalog for governance and endorsed datasetsImplement MDM using linkages, survivorship, and entity resolutionDevelop real‑time and streaming pipelines at scaleEnable governed self‑service analytics for business usersUse GenAI to generate code with Claude and Databricks GenieWho this book is forThis book is crafted for aspiring data and AI/ML architects, engineers and analysts starting their data engineering journey and seeking a practical, hands‑on guide to building scalable, cloud‑driven data platforms. It’s ideal for professionals familiar with PySpark who want to design modern Lakehouse architectures using Delta Lake, while learning MDM, data mesh, AI enablement, streaming pipelines, automation, and data observability. A working knowledge of Python, Spark, and SQL is expected.
R 1,954.00
