FREE delivery to all EXCLUSIVE BOOKS stores nationwide. FREE delivery to your door on all orders over R450. Excludes all international deliveries.

Design of High-Performance CMOS Voltage-Controlled Oscillators

Liang Dai
    Product form
      FORMAT: Paperback / softback

      R 4,635.64 Price and availability exclusive to website

      YOU COULD EARN 4,635.64 FUTURE RETAIL DISCOUNTS.
      ESTIMATED DELIVERY: Approx. 10 - 15 Business Days
      BUY NOW PAY LATER
      From R 772.60 per month!
      3x monthly payments of R 1,545.21 with
      4x fortnightly payments of R 1,158.91 with
      Design of High-Performance CMOS Voltage-Controlled Oscillators presents a phase noise modeling framework for CMOS ring oscillators. The analysis considers both linear and nonlinear operation. It indicates that fast rail-to-rail switching has to be achieved to minimize phase noise. Additionally, in conventional design the flicker noise in the bias circuit can potentially dominate the phase noise at low offset frequencies. Therefore, for narrow bandwidth PLLs, noise up conversion for the bias circuits should be minimized. We define the effective Q factor (Qeff) for ring oscillators and predict its increase for CMOS processes with smaller feature sizes. Our phase noise analysis is validated via simulation and measurement results.The digital switching noise coupled through the power supply and substrate is usually the dominant source of clock jitter. Improving the supply and substrate noise immunity of a PLL is a challenging job in hostile environments such as a microprocessor chip where millions of digital gates are present.
      Format: Paperback / softback CONTRIBUTORS: Liang Dai EAN: 9781461354147 COUNTRY: United States PAGES: WEIGHT: 291 g HEIGHT: 235 cm
      PUBLISHED BY: Springer-Verlag New York Inc. DATE PUBLISHED: 2012-10-31 CITY: GENRE: TECHNOLOGY & ENGINEERING / Electrical, TECHNOLOGY & ENGINEERING / Electronics / Circuits / General WIDTH: 155 cm SPINE:

      Book Themes:

      Electrical engineering, Electronics: circuits and components

      Customer Reviews

      Be the first to write a review
      0%
      (0)
      0%
      (0)
      0%
      (0)
      0%
      (0)
      0%
      (0)
      Design of High-Performance CMOS Voltage-Controlled Oscillators presents a phase noise modeling framework for CMOS ring oscillators. The analysis considers both linear and nonlinear operation. It indicates that fast rail-to-rail switching has to be achieved to minimize phase noise. Additionally, in conventional design the flicker noise in the bias circuit can potentially dominate the phase noise at low offset frequencies. Therefore, for narrow bandwidth PLLs, noise up conversion for the bias circuits should be minimized. We define the effective Q factor (Qeff) for ring oscillators and predict its increase for CMOS processes with smaller feature sizes. Our phase noise analysis is validated via simulation and measurement results.The digital switching noise coupled through the power supply and substrate is usually the dominant source of clock jitter. Improving the supply and substrate noise immunity of a PLL is a challenging job in hostile environments such as a microprocessor chip where millions of digital gates are present.
      Format: Paperback / softback CONTRIBUTORS: Liang Dai EAN: 9781461354147 COUNTRY: United States PAGES: WEIGHT: 291 g HEIGHT: 235 cm
      PUBLISHED BY: Springer-Verlag New York Inc. DATE PUBLISHED: 2012-10-31 CITY: GENRE: TECHNOLOGY & ENGINEERING / Electrical, TECHNOLOGY & ENGINEERING / Electronics / Circuits / General WIDTH: 155 cm SPINE:

      Book Themes:

      Electrical engineering, Electronics: circuits and components

      Customer Reviews

      Be the first to write a review
      0%
      (0)
      0%
      (0)
      0%
      (0)
      0%
      (0)
      0%
      (0)

      Recently viewed products

      Login

      Forgot your password?

      Don't have an account yet?
      Create account