FREE delivery to all EXCLUSIVE BOOKS stores nationwide. FREE delivery to your door on all orders over R450. Excludes all international deliveries.

Constraining Designs for Synthesis and Timing Analysis

Sridhar Gangadharan
    Product form
      FORMAT: Paperback / softback

      R 2,761.31 Price and availability exclusive to website

      YOU COULD EARN 2,761.31 FUTURE RETAIL DISCOUNTS.
      ESTIMATED DELIVERY: Approx. 10 - 15 Business Days
      BUY NOW PAY LATER
      From R 460.21 per month!
      3x monthly payments of R 920.43 with
      4x fortnightly payments of R 690.32 with
      This book serves as a hands-on guide to timing constraints in integrated circuit design.  Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly.  Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing.  Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.
      Format: Paperback / softback CONTRIBUTORS: Sridhar Gangadharan EAN: 9781489989161 COUNTRY: United States PAGES: WEIGHT: 3927 g HEIGHT: 235 cm
      PUBLISHED BY: Springer-Verlag New York Inc. DATE PUBLISHED: 2015-06-23 CITY: GENRE: COMPUTERS / Computer Architecture, TECHNOLOGY & ENGINEERING / Electronics / General, TECHNOLOGY & ENGINEERING / Electronics / Circuits / General WIDTH: 155 cm SPINE:

      Book Themes:

      Electronics engineering, Electronics: circuits and components, Computer architecture and logic design

      Customer Reviews

      Be the first to write a review
      0%
      (0)
      0%
      (0)
      0%
      (0)
      0%
      (0)
      0%
      (0)
      Sanjay Churiwala is an Electronics Engineer from IIT Kharagpur, with two decades of experience in EDA and VLSI. His interest areas include rule checking, synthesis, simulation, STA, Power and Clock Domain Crossings and Synchronization. He currently works at Hyderabad office of Xilinx. Sridhar Gangadharan  is a Senior Product Engineering Director for Timing Constraints Analysis and SpyGlass  RTL Analysis Products at Atrenta. He has over 20 years of experience in the electronic design automation industry. His interest areas include RTL verification, timing closure, delay calculation and memory compilers. He holds a Bachelors degree in Computer Science and Engineering from Indian Institute of Technology in Delhi. He is based in San Jose, CA.
      This book serves as a hands-on guide to timing constraints in integrated circuit design.  Readers will learn to maximize performance of their IC designs, by specifying timing requirements correctly.  Coverage includes key aspects of the design flow impacted by timing constraints, including synthesis, static timing analysis and placement and routing.  Concepts needed for specifying timing requirements are explained in detail and then applied to specific stages in the design flow, all within the context of Synopsys Design Constraints (SDC), the industry-leading format for specifying constraints.
      Format: Paperback / softback CONTRIBUTORS: Sridhar Gangadharan EAN: 9781489989161 COUNTRY: United States PAGES: WEIGHT: 3927 g HEIGHT: 235 cm
      PUBLISHED BY: Springer-Verlag New York Inc. DATE PUBLISHED: 2015-06-23 CITY: GENRE: COMPUTERS / Computer Architecture, TECHNOLOGY & ENGINEERING / Electronics / General, TECHNOLOGY & ENGINEERING / Electronics / Circuits / General WIDTH: 155 cm SPINE:

      Book Themes:

      Electronics engineering, Electronics: circuits and components, Computer architecture and logic design

      Customer Reviews

      Be the first to write a review
      0%
      (0)
      0%
      (0)
      0%
      (0)
      0%
      (0)
      0%
      (0)
      Sanjay Churiwala is an Electronics Engineer from IIT Kharagpur, with two decades of experience in EDA and VLSI. His interest areas include rule checking, synthesis, simulation, STA, Power and Clock Domain Crossings and Synchronization. He currently works at Hyderabad office of Xilinx. Sridhar Gangadharan  is a Senior Product Engineering Director for Timing Constraints Analysis and SpyGlass  RTL Analysis Products at Atrenta. He has over 20 years of experience in the electronic design automation industry. His interest areas include RTL verification, timing closure, delay calculation and memory compilers. He holds a Bachelors degree in Computer Science and Engineering from Indian Institute of Technology in Delhi. He is based in San Jose, CA.

      Recently viewed products

      Login

      Forgot your password?

      Don't have an account yet?
      Create account